Power and Area Optimization in NoC by using Tailor Made Partitioning

Asrani, Lit and Charles Luan, Sebastian Itap (2016) Power and Area Optimization in NoC by using Tailor Made Partitioning. LAP LAMBERT Academic Publishing. ISBN 978-3-659-90802-6

PDF (Please get the password by email to repository@unimas.my, or call ext: 3914/ 3942/ 3933) Power and Area Optimization in NoC.pdf Restricted to Registered users only Download (512kB) | Request a copy

Abstract

NoC became a new paradigm to replace the SoC since the existing bus based system unable to accommodate the complexity of the SoC. A huge number of components were involved in the on-chip design. Each of these components needs to communicate with each other and carry their own function that will affect the scalability and the testability of the SoC in general. This project analyzes the main sources of power consumption in NoC based systems. Analytical power models of global interconnection links are studied at different levels of abstraction. Additionally, power measurement experiments are performed for different types of n-level network with related to die area of NoC.

Actions (For repository members only: login required)

View Item