DESIGN AND IMPLEMENTATION OF RIPEMD-160 HASH FUNCTION USING VERILOG HDL

Sharifah Azizah, Wan Alwi (2022) DESIGN AND IMPLEMENTATION OF RIPEMD-160 HASH FUNCTION USING VERILOG HDL. [Final Year Project Report] (Unpublished)

[img] PDF (Please get the password by email to repository@unimas.my, or call ext: 3914/ 3942/ 3933)
Sharifah ft.pdf
Restricted to Registered users only

Download (2MB)

Abstract

Information security is now of the utmost importance since it aims to safeguard data that is valuable to individuals and companies thus a variety of encryption methods have been studied due to the numerous risks and vulnerabilities that computer networks have. Now, sensitive data can be safely transmitted via the network thanks to the Cryptography Algorithm's usage of encryption to safeguard data. Data is securely encrypted so that only the intended receiver can access it, which implies that the cryptography can also confirm the authenticity of the sender proving that the sender was legitimate and not an impostor. The hash function uses a mathematics conversion to inevitable “encrypt” messages to provide a digital fingerprint. Basically, it is used for message digest. RIPEMD-160 is one of the algorithms in hash function that can improve the security in storing information. This security algorithm was examined and put into use in this project using an iterative methodology. This project proposes to design an iterative method of RIPEMD-160 in order to investigate the security algorithm and its implementation. Besides that, iterative methods also used to improve the frequency, power and are requirements performance of RIPEMD-160 hash function. It is implemented using Verilog HDL software and simulated using the ModelSim software. The performance is determined by analysing the maximum frequency in which for this design is 125.25 MHz and the throughput is 631.8 Mbps.

Item Type: Final Year Project Report
Additional Information: Project report (BEH) -- Universiti Malaysia Sarawak, 2022.
Uncontrolled Keywords: Cryptography Algorithm's usage, mathematics conversion, Verilog HDL software
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Academic Faculties, Institutes and Centres > Faculty of Engineering
Faculties, Institutes, Centres > Faculty of Engineering
Depositing User: Dan
Date Deposited: 04 Oct 2022 09:01
Last Modified: 31 Jul 2024 06:44
URI: http://ir.unimas.my/id/eprint/40081

Actions (For repository members only: login required)

View Item View Item