Design of buffer to drive large capacitive load with minimum delay

Khadijah binti, Usaini (2004) Design of buffer to drive large capacitive load with minimum delay. [Final Year Project Report] (Unpublished)

[img] PDF (Please get the password by email to repository@unimas.my, or call ext: 3914/ 3942/ 3933)
Khadijah Usaini ft.pdf
Restricted to Registered users only
Download (590kB)

Abstract

The intention of this project is to design a cascade of inverters, known as buffer to drive a large capacitance load with a minimum delay. When moving toward the load, the delay time can be significantly reduced by cascading N numbers of inverters. Each inverter for each stage is larger by width, W than the previous by a factor of stage ration, A.

Item Type: Final Year Project Report
Additional Information: Project Report (BSc.) - Universiti Malaysia Sarawak, 2004.
Uncontrolled Keywords: UNIMAS, Universiti Malaysia Sarawak, research, undergraduate, engineering, cascade of inverters, university, universiti, Borneo, Malaysia, Sarawak, Kuching, Samarahan, IPTA, education
Subjects: T Technology > TJ Mechanical engineering and machinery
T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Academic Faculties, Institutes and Centres > Faculty of Engineering
Faculties, Institutes, Centres > Faculty of Engineering
Depositing User: Karen Kornalius
Date Deposited: 21 May 2014 02:26
Last Modified: 26 Oct 2023 07:40
URI: http://ir.unimas.my/id/eprint/2805

Actions (For repository members only: login required)

View Item View Item
UNIMAS Institutional Repository is powered by EPrints 3 which is developed by the School of Electronics and Computer Science at the University of Southampton. More information and software credits.