Dayang Duwinighsih, Binti Abang Abdullah (2001) Phase locked loop. [Final Year Project Report] (Unpublished)
|
PDF
Phase locked loop (24 pages).pdf Download (6MB) | Preview |
|
![[img]](http://ir.unimas.my/style/images/fileicons/text.png) |
PDF (Please get the password by email to repository@unimas.my, or call ext: 3914/ 3942/ 3933)
Dayang Duwiningsih Abang Abdullah ft.pdf Restricted to Registered users only Download (21MB) |
Abstract
Phase locked loop (PLL) is a feedback device which are often found in communication systems. Generally, the transmission of signals m communication system is performed through a transmitter and receiver. PLL is an electronic circuit that consists of phase detector, low pass filter and voltage controlled oscillator. The characteristic in PLL has made it as a preferable method to built the frequency modulator and frequency demodulator. This can be done by doing the simulation process by using MATLAB software.
| Item Type: | Final Year Project Report |
|---|---|
| Additional Information: | Project report (B.Sc.) -- Universiti Malaysia Sarawak, 2001. |
| Uncontrolled Keywords: | Phase-locked loops, unimas, university, universiti, Borneo, Malaysia, Sarawak, Kuching, Samarahan, ipta, education, undergraduate, research, Universiti Malaysia Sarawak |
| Subjects: | T Technology > T Technology (General) |
| Divisions: | Academic Faculties, Institutes and Centres > Faculty of Engineering Faculties, Institutes, Centres > Faculty of Engineering |
| Depositing User: | Saman |
| Date Deposited: | 10 Aug 2017 02:26 |
| Last Modified: | 24 Jul 2023 02:07 |
| URI: | http://ir.unimas.my/id/eprint/17151 |
Actions (For repository members only: login required)
 |
View Item |
