Power Optimization in NoC by using Network Partitioning Approach

Norfaeiza, Sedi and Asrani, Lit (2014) Power Optimization in NoC by using Network Partitioning Approach. LAP Lambert Academic Publishing. ISBN 978-3-659-54647-1

[img] PDF
norfaeiza sedi.pdf

Download (6MB)


This book presents the power optimization consumption for Network-on-Chip (NoC) architecture based on network partitioning (NP). The new methodology is proposed to reduce the total power consumption in NoC by utilizing network partitioning (NP) technique to solve the NoC's problem so that it gives a satisfactory performance with the use of high speed, complex ICs in mobile and portable applications. The development of NoC communication power is to estimate the total power consumption in NoC-based communication system. This algorithm will consists of vertex mapping to Processing Elements (PE), delay optimization and node mapping. This power consumption mapped on the mesh topology which verified through mpeg-4 video application as a case study.

Item Type: Book
Uncontrolled Keywords: Network-on-Chip (NoC)
Subjects: Q Science > QA Mathematics > QA75 Electronic computers. Computer science
Divisions: Academic Faculties, Institutes and Centres > Faculty of Engineering
Faculties, Institutes, Centres > Faculty of Engineering
Depositing User: Lit
Date Deposited: 12 Apr 2023 02:29
Last Modified: 12 Apr 2023 02:29
URI: http://ir.unimas.my/id/eprint/41658

Actions (For repository members only: login required)

View Item View Item