Performance Optimization in Network-on-Chip (NoC) Architecture

Nurbaizura, Ramji and Asrani, Lit (2014) Performance Optimization in Network-on-Chip (NoC) Architecture. LAP LAMBERT Academic Publishing. ISBN 978-3-659-52335-9

[img] PDF

Download (13MB)


The escalating complexity of System-on-Chips (SoCs) has resulted bottleneck network communications within the chips thus diminishing its performance. Networks-on-Chip (NoC) was proposed as a paradigm to solve these complications in network communications. As for NoC, the issue arises in designing the topological structure of the on-chip network which fulfilled the application requirements. Therefore, Network Partitioning technique is proposed to obtain the optimal design of networks based on its performance. The performance of NoC is measured through several metrics namely average queue size, waiting time and packet loss. To validate the efficiency, this technique is applied in a case study of MPEG-4 video application. It is expected that the proposed technique is an optimistic way in enhancing the performance of NoC compared to other well known techniques.

Item Type: Book
Uncontrolled Keywords: System-on-Chips (SoCs)
Subjects: Q Science > QA Mathematics > QA75 Electronic computers. Computer science
Divisions: Academic Faculties, Institutes and Centres > Faculty of Engineering
Faculties, Institutes, Centres > Faculty of Engineering
Depositing User: Lit
Date Deposited: 12 Apr 2023 02:25
Last Modified: 12 Apr 2023 02:25

Actions (For repository members only: login required)

View Item View Item