SOFT ERROR DETECTION IN ADDER SYSTEM

NUR AISYA JASMIN BINTI MAZLAN, - (2022) SOFT ERROR DETECTION IN ADDER SYSTEM. [Final Year Project Report] (Unpublished)

[img] PDF
Nur Aisya Jasmin binti Mazlan - 24pages.pdf

Download (265kB)
[img] PDF (Please get the password from TECHNICAL & DIGITIZATION MANAGEMENT UNIT, ext: 082-583933/ 082-583914)
Nur Aisya Jasmin binti Mazlan- fulltext.pdf
Restricted to Registered users only

Download (9MB)

Abstract

Soft error can be simplified as a disruption that occurred in the circuit. Soft error can cause a malfunction in the whole digital system. The common source of soft error is caused by radiation and due to a charged particle strike at a sensitive node. It also can be called as Single Error Upset (SEU). The reliability of the digital system was disrupted and reduce because of this event. By conducting this project, the error will be detected in different configuration of circuit with the existence of adder system and c-element by using a logic gate. The adder system that will be used for this project is 8-bits Kogge�Stone Adder. Through this project, the configuration of the circuit will be designed, and the results will be compared and analysed one by one in order to get the desired result. An error will be injected into the circuit in order to imitate the soft error event that can occurred in the system. The error will try to be detected later by using logic gates. Each of the results will be analysed and recorded. By using Quartus Altera design software, this project can be conducted properly, and the circuits can be designed as what has been proposed.

Item Type: Final Year Project Report
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Academic Faculties, Institutes and Centres > Faculty of Engineering
Depositing User: John
Date Deposited: 02 Sep 2022 03:09
Last Modified: 02 Sep 2022 03:09
URI: http://ir.unimas.my/id/eprint/39462

Actions (For repository members only: login required)

View Item View Item