



Faculty of Engineering

## **SOFT ERROR IN ASYNCHRONOUS CIRCUIT DESIGN**

Dayang Nurul Afiqah Binti Abg Mohd Tahir

Bachelor of Engineering (Hons) in  
Electronics (Telecommunications)

2019

UNIVERSITI MALAYSIA SARAWAK

Grade: A-

Please tick (✓)

Final Year Project Report

Masters

PhD

DECLARATION OF ORIGINAL WORK

This declaration is made on the 13 day of JUNE 2019.

**Student's Declaration:**

I DAYANG NURUL AFIQAH BINTI ABG MOHD TAHIR (50461) DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING, FACULTY OF ENGINEERING hereby declare that the work entitled SOFT ERROR IN ASYNCHRONOUS CIRCUIT DESIGN is my original work. I have not copied from any other students' work or from any other sources except where due reference or acknowledgement is made explicitly in the text, nor has any part been written for me by another person.

13 JUNE 2019

Date submitted

DAYANG NURUL AFIQAH BINTI ABG MOHD TAHIR (50461)

Name of the student (Matric No.)

**Supervisor's Declaration:**

I NORHUZAIMIN BIN JULAI hereby certifies that the work entitled SOFT ERROR IN ASYNCHRONOUS CIRCUIT DESIGN was prepared by the above named student, and was submitted to the "FACULTY" as a \* partial/full fulfillment for the conferment of BACHELOR OF ENGINEERING (HONS) IN ELECTRONICS (TELECOMMUNICATIONS), and the aforementioned work, to the best of my knowledge, is the said student's work.

Received for examination by: NORHUZAIMIN BIN JULAI

Date: 13 JUNE 2019

I declare that Project/Thesis is classified as (Please tick (✓)):

- CONFIDENTIAL** (Contains confidential information under the Official Secret Act 1972)\*
- RESTRICTED** (Contains restricted information as specified by the organisation where research was done)\*
- OPEN ACCESS**

#### Validation of Project/Thesis

I therefore duly affirmed with free consent and willingness declare that this said Project/Thesis shall be placed officially in the Centre for Academic Information Services with the abiding interest and rights as follows:

- This Project/Thesis is the sole legal property of Universiti Malaysia Sarawak (UNIMAS).
- The Centre for Academic Information Services has the lawful right to make copies for the purpose of academic and research only and not for other purpose.
- The Centre for Academic Information Services has the lawful right to digitalise the content for the Local Content Database.
- The Centre for Academic Information Services has the lawful right to make copies of the Project/Thesis for academic exchange between Higher Learning Institute.
- No dispute or any claim shall arise from the student itself neither third party on this Project/Thesis once it becomes the sole property of UNIMAS.
- This Project/Thesis or any material, data and information related to it shall not be distributed, published or disclosed to any party by the student except with UNIMAS permission.

Student signature DNM  
( 29 MAY 2019 )

Supervisor signature: [Signature]  
( 29/5/19 )

Current Address:

NO.31, JALAN PANGERAN MATHAIR, TANJUNG KIDURONG, 97000, BINTULU, SARAWAK, MALAYSIA

Notes: \* If the Project/Thesis is **CONFIDENTIAL** or **RESTRICTED**, please attach together as annexure a letter from the organisation with the period and reasons of confidentiality and restriction.

[The instrument is duly prepared by The Centre for Academic Information Services]

# SOFT ERROR IN ASYNCHRONOUS CIRCUIT DESIGN

DAYANG NURUL AFIQAH BINTI ABG MOHD TAHIR

A final year project report submitted in partial fulfilment of  
the requirement for the degree of  
Bachelor of Engineering (Hons) in Electronics (Telecommunications)

Faculty of Engineering  
Universiti Malaysia Sarawak

2019

To my beloved family and friends

# ACKNOWLEDGMENT

First and foremost, the successful accomplishment of this final year project was due to encouragement and advices from numerous people. I felt grateful to those who had dedicated their time and efforts to support and inspire me throughout my final year project. I would like to take this opportunity to express my sincere gratitude to all those who have taken part directly or indirectly in this project.

I would like to dedicate thousands of thank to my final year project's supervisor, Dr. Norhuzaimin Julai for his support and participation in every step throughout the process. Without his moral support and dedication, this final year project would have never been successfully accomplished. Thank you for all the understanding, guidance, passionate encouragement and helpful critiques during the making of this project in my final year.

Furthermore, I would like to express my great appreciation to all the Department faculty members includes the lecturers, staff members and technicians for their sincere guidance and assistance over the past four years of my studies. Thank you for the knowledge and expertise taught to me either academically or morally, throughout the years. All the knowledge is appreciated, and I am truly grateful.

Finally, I would like to express thanks to all my family members and friends, especially Michelle Gwendolyn anak Chubing and Qarvint anak Osman, who have giving their full moral supports and inspiration to me while completing the project. I have confidence that this endeavour has prepared me to face new challenging possibility in the future. I will strive the best to use the gained skills and knowledge in the most effective way.

Thanks for all your encouragement!

# ABSTRACT

Soft error considers as a serious concern in state holders as it can cause the circuit to malfunction temporarily. Soft errors are categorised as Single Event Upset (SEU) and Single Event Transient (SET). Radiation actuate soft errors are often happen to most of the electronic products especially with the CMOS technology development. A particle striking on any of the electronic products that can produce soft errors that can be either single event upset or single event transient. Soft errors are not reproducible, and it corrupt the data integrity of the system. This project presents several nodes that are injected with the soft error in the asynchronous circuit. An asynchronous circuit was design using the dual rail encoding and 3-6 code converter while the soft error is represented by using XOR logic gate. The effect of the soft error to the asynchronous circuit is it changed the stored data and it produce errors on the waveform which mean the output parameters are not the same as output parameters. In the project, the presence and absence of error are analysed by observing the output parameter of the waveform that are produced. The software is used to design entry, synthesize the design, compile the schematic diagram, stimulate the gate level schematic of the asynchronous circuit as well as the addition of soft error in the circuit. Moreover, logic gates are commonly used to design the C-element in the software used. The software used to complete the project is Quartus ii Prime Lite edition software.

# ABSTRAK

Ralat lembut dipertimbang sebagai perkara yang serius dalam keadaan pemegang kerana ia boleh menyebabkan litar tidak berfungsi untuk sementara. Ralat lembut dikategorikan sebagai Single Kecewa dan Single Sementara. Radiasi menggalakkan ralat lembut supaya sering terjadi kepada kebanyakan barangan elektronik terutama dengan pembangunan teknologi CMOS. Zarah menarik perhatian mana mana barangan elektronik yang boleh menghasilkan ralat lembut samaada Single Kecewa atau Single Sementara. Ralat lembut tidak boleh dihasilkan semula dan ia memusnahkan integrity data dalam sistem. Projek ini mempersembahkan beberapa nod yang disuntikkan dengan ralat lembut di dalam litar asynchronous. Litar asynchronous telah direka bentuk menggunakan XOR pintu logic. Kesan daripada ralat lembut kepada litar asynchronous ialah ia boleh mengubah maklumat yang telah disimpan dan ia juga akan menghasilkan kesalahan kepada bentuk gelombang dimana ia membawa maksud parameter pengeluaran tidak akan sama dengan parameter input. Di dalam projek ini, kehadiran dan ketiadaan kesalahan adalah dianalisis dengan menilai parameter pengeluaran bentuk gelombang yang dihasilkan. Perisian telah digunakan untuk mereka bentuk kemasukan, mensintesis reka bentuk, menyusun rajah skematik, merangsang tahap pintu skematik kepada litar asynchronous serta penambahan ralat lembut di dalam litar. Tambahan pula, pintu logic adalah yang selalu digunakan untuk mereka bentuk element C di dalam perisian yang digunakan. Perisian yang digunakan untuk melengkapkan projek ini ialah Quartus ii Prime Lite Edition.



# TABLE OF CONTENT

<b>ACKNOWLEDGMENT</b>	<b>i</b>
<b>ABSTRACT</b>	<b>ii</b>
<b>ABSTRAK</b>	<b>iii</b>
<b>TABLE OF CONTENT</b>	<b>iv</b>
<b>LIST OF TABLES</b>	<b>vii</b>
<b>LIST OF FIGURES</b>	<b>viii</b>
<b>LIST OF ABBREVIATIONS</b>	<b>xi</b>
<b>CHAPTER 1</b>	<b>1</b>
<b>INTRODUCTION</b>	<b>1</b>
<b>1.1 Introduction</b>	<b>1</b>
<b>1.2 Overview</b>	<b>1</b>
<b>1.3 Problem Statement</b>	<b>4</b>
<b>1.4 Project Objectives</b>	<b>5</b>
<b>1.5 Report Structures</b>	<b>5</b>
<b>CHAPTER 2</b>	<b>7</b>
<b>LITERATURE REVIEW</b>	<b>7</b>
<b>2.1 Introduction</b>	<b>7</b>
<b>2.2 Soft error</b>	<b>7</b>
<b>2.2.1 Radiation mechanisms in semiconductor</b>	<b>8</b>
<b>2.2.2 Technology scaling versus memory SER sensitivity</b>	<b>10</b>
<b>2.2.3 Soft error mitigation techniques</b>	<b>12</b>
<b>2.3 Asynchronous Design</b>	<b>14</b>
<b>2.3.1 Advantages of Asynchronous Design</b>	<b>15</b>
<b>2.3.2 C-element</b>	<b>18</b>
<b>2.3.3 Classification of Asynchronous Circuit</b>	<b>19</b>
<b>2.3.4 Asynchronous Buffer</b>	<b>20</b>
<b>2.3.5 Asynchronous Implementation</b>	<b>21</b>
<b>2.3.6 MUX</b>	<b>23</b>
<b>2.4 Dual Rail Data</b>	<b>24</b>
<b>2.4.1 Dual-Rail Data Encoding</b>	<b>25</b>
<b>2.4.2 Handshake Protocols</b>	<b>26</b>
<b>2.4.3 Effects of SEU on Dual Rail Data</b>	<b>27</b>

<b>CHAPTER 3</b>	<b>29</b>
<b>METHODOLOGY</b>	<b>29</b>
<b>3.1 Introduction</b>	<b>29</b>
<b>3.2 Project Methodology</b>	<b>29</b>
<b>3.3 Flow chart and Gantt Chart of the project</b>	<b>30</b>
<b>3.4 Structure of the Proposed Asynchronous Digital Pipeline</b>	<b>34</b>
<b>3.5 Structured of proposed design for soft error</b>	<b>35</b>
<b>3.6 Design Process of the Asynchronous Circuit</b>	<b>36</b>
<b>3.7 Simulation Process of the Asynchronous Circuit</b>	<b>37</b>
<b>3.7.1 Design of the Asynchronous Pipeline (Sender)</b>	<b>37</b>
<b>3.7.2 Design of the Asynchronous Pipeline (Receiver)</b>	<b>39</b>
<b>3.7.3 Design of the Single Rail to Dual Rail Encoder</b>	<b>40</b>
<b>3.7.4 Design of the Dual Rail to 3-6 Code Converter</b>	<b>41</b>
<b>3.7.5 Design of the 3-6 Code Converter to Dual Rail</b>	<b>43</b>
<b>3.7.6 Design of the Dual Rail Converter</b>	<b>44</b>
<b>3.7.7 Design of the Dual Rail to Single Rail</b>	<b>45</b>
<b>3.8 Simulation Process of Soft Error</b>	<b>46</b>
<b>3.8.1 Soft Error at Node 4</b>	<b>47</b>
<b>3.8.2 Soft Error at Node 3</b>	<b>47</b>
<b>3.8.3 Soft Error at Node 2</b>	<b>48</b>
<b>3.8.4 Soft Error at Node 1</b>	<b>48</b>
<b>3.6 Software used</b>	<b>49</b>
<b>3.7 Summary</b>	<b>52</b>
<b>CHAPTER 4</b>	<b>53</b>
<b>RESULTS AND DISCUSSION</b>	<b>53</b>
<b>4.1 Introduction</b>	<b>53</b>
<b>4.2 Results for Asynchronous Block Diagram</b>	<b>53</b>
<b>4.2.1 Output Waveform of the Asynchronous Pipeline (Sender)</b>	<b>53</b>
<b>4.2.2 Output Waveform of the Asynchronous Pipeline (Receiver)</b>	<b>54</b>
<b>4.2.3 Output Waveform of the Single Rail to Dual Rail Encoding</b>	<b>55</b>
<b>4.2.4 Output Waveform of the Dual Rail to 3-6 Code Converter</b>	<b>55</b>
<b>4.2.5 Output Waveform of the 3-6 Code Converter to Dual Rail</b>	<b>56</b>
<b>4.2.6 Output Waveform of the Dual Rail Converter</b>	<b>57</b>
<b>4.2.7 Output Waveform of the Dual Rail to Single Rail</b>	<b>57</b>
<b>4.3 Results for Soft Error Injection</b>	<b>58</b>
<b>4.3.1 Soft Error at Node 1</b>	<b>58</b>

<b>4.3.2 Soft Error at Node 2</b>	<b>61</b>
<b>4.3.3 Soft Error at Node 3</b>	<b>63</b>
<b>4.3.4 Soft Error at Node 4</b>	<b>66</b>
<b>4.4 Summary of Soft Error in Asynchronous Circuit</b>	<b>68</b>
<b>4.5 Discussion</b>	<b>69</b>
<b>CHAPTER 5</b>	<b>72</b>
<b>CONCLUSION</b>	<b>72</b>
<b>5.1 Introduction</b>	<b>72</b>
<b>5.2 Recommendation for Future Project</b>	<b>73</b>
<b>REFERENCES</b>	<b>74</b>
<b>APPENDIX</b>	<b>76</b>

# LIST OF TABLES

Table		Page
1	Dual Rail Signal Scheme	25
2	Gantt Chart for FYP 1 & FYP 2	33
3	Truth Table of XOR Gate	35
4	Soft Error Truth Table	68

# LIST OF FIGURES

Figure		Page
1.1	Block Diagram of Sequential Circuit	2
1.2	Asynchronous Sequential Circuit	3
1.3	Synchronous Sequential Circuit	3
2.1	Fission of 10B triggered by using the capture of a neutron 8 (happened in SRAMs)	9
2.2	SRAM scaling trends: normalized storage node capacitance, 10, tool parameters, normalized junction volume, and voltage as a feature of technology node (a) single bit of SRAM and softerror system rate that known as technology node (b). The intermittent reduction in soft-error rate by the 250nm node is due to Borophosphosilicate glass (BPSG) termination	11
2.3	Sender and Receiver of a Handshake	15
2.4	Clock Skew	16
2.5	Illustration of Clock Skew	16
2.6	Muller C-element	18
2.7	Asymmetric C-element (i)	19
2.8	Asymmetric C-element (ii)	19
2.9	Implementation of Asynchronous Buffer	20
2.10	Asynchronous Implementation	21
2.11	Simple 4-Phase Bundled Data Pipeline	22
2.12	Special Latch Design	22
2.13	Multiplexer (MUX)	23
2.14	Communication between Handshake Channel	26
2.15	Symbols for Handshake Channel	27
3.1	Flow Chart of Project Methodology	29
3.2	Flow Chart Using Quartus ii Software	31

3.3	Flow Design of Soft Error Analysis	32
3.4	Basic Asynchronous Communication Pipeline Structure	34
3.5	Proposed Structure of the Asynchronous Communication Circuit	43
3.6	XOR Gate	35
3.7	The Designed Asynchronous Circuit Using Dual Rail Encoding and 3-6 Code Converter	36
3.8	Asynchronous Pipeline Sender Schematic Diagram	37
3.9	Asynchronous Pipeline Sender Input Parameter Waveform	37
3.10	Asynchronous Pipeline Receiver Schematic Diagram	39
3.11	Asynchronous Pipeline Receiver Input Parameter Waveform	39
3.12	Single Rail to Dual Rail Encoder Schematic Diagram	40
3.13	Single Rail to Dual Rail Encoder Input Parameter Waveform	41
3.14	Dual Rail to 3-6 Code Converter Schematic Diagram	41
3.15	Dual Rail to 3-6 Code Converter Input Parameter Waveform	42
3.16	3-6 Code Converter to Dual Rail Schematic Diagram	43
3.17	3-6 Code Converter to Dual Rail Input Parameter Waveform	43
3.18	Dual Rail Converter Schematic Diagram	44
3.19	Dual Rail Converter Input Parameter Waveform	45
3.20	Dual Rail to Single Rail Schematic Diagram	45
3.21	Dual Rail to Single Rail Input Parameter Waveform	46
3.22	Soft Error Injection at node 4	47
3.23	Soft Error Injection at node 3	47
3.24	Soft Error Injection at node 2	48
3.25	Soft Error Injection at node 1	48
3.26	Quartus ii Prime Lite Edition Software Interface	49
3.27	Start Interface of Quartus ii Prime Lite Edition	50
3.28	Options to Design File	51
3.29	Symbol Add Interface	51
4.1	Functionality Test Waveform for Asynchronous Pipeline Sender	53
4.2	Functionality Test Waveform of Asynchronous Pipeline Receiver	54
4.3	Functionality Test Waveform for Single Rail to Dual Rail Encoding	55

4.4	Functionality Test Waveform for Dual Rail to 3-6 Code Converter	55
4.5	Functionality Test Waveform for 3-6 Code Converter to Dual Rail	56
4.6	Functionality Test Waveform for Dual Rail Converter	57
4.7	Functionality Test Waveform of Dual Rail to Single Rail	57
4.8	Functionality Test Waveform for Soft Error at Node 1(i)	58
4.9	Functionality Test Waveform for Soft Error at Node 1 (ii)	59
4.10	Functionality Test Waveform for Soft Error at Node 1 (iii)	59
4.11	Functionality Test Waveform for Soft Error at Node 1 (iv)	60
4.12	Functionality Test Waveform for Soft Error at Node 2 (i)	61
4.13	Functionality Test Waveform for Soft Error at Node 2 (ii)	61
4.14	Functionality Test Waveform for Soft Error at Node 2 (iii)	62
4.15	Functionality Test Waveform for Soft Error at Node 2 (iv)	63
4.16	Functionality Test Waveform for Soft Error at Node 3 (i)	63
4.17	Functionality Test Waveform for Soft Error at Node 3 (ii)	64
4.18	Functionality Test Waveform for Soft Error at Node 3 (iii)	65
4.19	Functionality Test Waveform for Soft Error at Node 3 (iv)	65
4.20	Functionality Test Waveform for Soft Error at Node 4 (i)	66
4.21	Functionality Test Waveform for Soft Error at Node 4 (ii)	66
4.22	Functionality Test Waveform for Soft Error at Node 4 (iii)	67
4.23	Functionality Test Waveform for Soft Error at Node 4 (iv)	68

# LIST OF ABBREVIATIONS

BPSG	-	<i>Borophosphosilicate glass</i>
CD	-	Code Detector
CMOS	-	Complementary Metal Oxide Semiconductor
CPU	-	Central Processing Unit
DI	-	Delay Insensitive
DRAM	-	Dynamic Random-Access Memory
ECC	-	Error Correcting Code
EDAC	-	Error Detection and Correction
ESD	-	Electro-Static Discharge
FFs	-	Flip- Flops
FSM	-	Finite State Machines
I/O	-	Input/output
IC	-	Integrated Circuit
LET	-	Linear Energy Transfer
NMOS	-	N-type Metal Oxide Semiconductor
PMOS	-	P-type Metal Oxide Semiconductor
QDI	-	Quasi Delay Insensitive
RAM	-	Random Access Memory
SER	-	Single Error Rate
SEU	-	Single Event Upset
SI	-	Speed Independent
SOI	-	Silicon on Insulator
SRAM	-	Static Random-Access Memory



# CHAPTER 1

## INTRODUCTION

### 1.1 Introduction

In this chapter, a brief explanation about the project was discussed. Moreover, the problem statement and project objectives were also included in this chapter to give a basic description about the project which entitle “Soft error in asynchronous circuit design”. The overview of asynchronous circuit and synchronous circuit were discussed in this chapter.

### 1.2 Overview

Sequential circuit consists of a combinational circuit which the asynchronous circuit is also known as binary signals but there is no discrete and common time for the signals. This means that, if there are any changes in the input variables, internal states can vary and change at any time.

Unlike synchronous sequential circuits, asynchronous circuit does not have clock signal. It has excellent achievement but difficult to design due to inappropriate timing [1] .

Synchronous circuits used clock pulses to synchronize the data and it is not difficult to design[1]. Moreover, asynchronous circuit’s storage elements are connected to form a feedback path. Basically, there are two types of sequential circuits which are synchronous and asynchronous circuit.




Figure 1.1 Block Diagram of sequential circuit[1].

Figure 1.2 shows the block diagram of sequential circuits which are synchronous and asynchronous circuit. The memory elements are the primary difference in the sequential circuit.

In synchronous circuit, the memory element referred to a clocked flip flop while in asynchronous circuit, the memory element referred as time delay or an unlocked flip flop. One of the strengths of asynchronous circuit compared to synchronous circuit is asynchronous circuit works faster than synchronous because there is no clock used and involved in the circuit[2].

To stimulate asynchronous circuit, a set of unique challenges in stimulating the asynchronous circuit such as detecting hazards, handle sequential behaviour and dealing timing constraints[3].

To perform any synchronization, communication and sequencing of operations, the handshaking between the components is used[4]. In addition, asynchronous design are categories as Delay Insensitive (DI), Quasi Delay Insensitive (QDI) and Speed Independent (SI) circuits [5].

Asynchronous circuit is used when the operation speed is significant where it gives an immediate result without waiting for a clock pulse. Hence, not many components are needed in the circuits and it requires only the important components. Since asynchronous circuit is synchronize naturally, the input signals changes may affect the internal clock [1]. Furthermore, asynchronous circuit is used in the communication between two units with their own independent clocks[1].

In addition, synchronous design is typically flip-flop-based at the micro-architectural level, although latch-based design is quickly gaining value, mainly due to its low-power advantages. Asynchronous and high-performance architecture designs

appear to use data-driven channels with latches embedded with the logic16, while low-power-oriented design styles tend to have more control-oriented architectures with explicit latches [6].




Figure 1.2 Asynchronous sequential circuit[1].

Figure 1.2 shows the asynchronous sequential circuit. From the figure above, it shows that the changes in input variables can affect the internal states at any instant time and there is no clock signal is needed.




Figure 1.3 Synchronous sequential circuit[1].

As shown in Figure 1.3, synchronous circuit required clock pulse to synchronize by periodic train. In addition, at active stage of the clock, the states of memory will change if the input is change[2].

Soft error may be generated by various cases. The major constancy threat for digital VLSI system is the radiation induces soft errors when the semiconductor device scaling down [7]. The term “soft error” defines to a temporary error that occurs in the semiconductor devices. Soft error occurs because the results of the particles which is alpha particles from packaging or neutrons from atmosphere, hit the structures of the silicon[8].

This caused the state to change the condition from low to high or high to low. Moreover, this electrical effect occurs due to the electron hole pairs was generated in the reverse biased junction of the opposite device[8].

Currently, as the technology nodes of 90nm and below are more practical, transistors come in a very small size[8]. With voltage scaling, the threshold voltage and the drain current are decreased eventually. As a consequent, in the combinational logic, the radiation induced soft errors are increasing attention and will become crucial as directly induced errors for state elements. Previously, the problem of SEU was ignored until the transistors has been scaling and completely reached deep submicron technology.

SRAM and DRAM can be used to figure out the harshness of SEU towards high density in memory devices[8]. In addition, SRAM and DRAM are crucial elements in an advanced IC. SRAM consists of four or six transistors while DRAM consists of single transistor and capacitor. Hence, it makes SRAM less dense compared to DRAM.

Soft errors are known as “glitch” which is commonly found in semiconductor devices. These glitches are does not destroy the device hence it is random, not catastrophic. In CMOS circuit, soft error occurred because of the strikes that hit the charged particle that are exist in the atmosphere as and from the chip itself which is  $\alpha$ particles. In the late 1970s, many attentions of soft error increased by the user and the problem is known is a memory data corruption issue. This is because DRAMs started to apparently be revealed as the form of random failure in CPU.

### **1.3 Problem Statement**

Soft errors commonly appeared in a situation where there is something wrong in the signal or information or signal entered [9]. Currently, not only single bit error, but the

multiple bit errors are already hit most of the electronic devices[10]. Hardware failure happened because of the changed of stored information that is known as soft error or hard error.

Since asynchronous circuit design is used for low power consumption, the soft error needed to be reduced or eliminate to produce a high performance. Hence, soft error is crucial in the research community since in the early 1975s, an aerospace electronics were affected from the radiation[10]. Despite many soft error analysis tools were introduced in a few years to detect the soft error, the experimental soft error injection on the configuration need to be done and analysed.

It is important for future work to analyse the pattern of soft error in order to produce a soft error detection tool. It is to ensure the detection tools produced can detect and analyse the soft error that occurred in most of the electronic devices. To do the research, the details analysis of error propagation at each abstraction level need to be done properly.

#### **1.4 Project Objectives**

The objectives obtained for this project are:

1. To design asynchronous circuit design with injection of soft error using Quartus ii Prime Lite Edition software.
2. To analyse the changes of the output waveform of the asynchronous circuit to know the presence and absence of soft error in the system.

#### **1.5 Report Structures**

The report features a proposed work, theoretical simulations and any relation to soft error in asynchronous circuit design. This report is divided into five chapters which consisted of introduction, literature review, methodology, research analysis and lastly is conclusion. The report outline for each chapter is as follows:

- Chapter 1 introduces the main objectives of the project which also included the overview and problem statement of the project. Problem statement is the section

where the problems of the project are mentioned. In this chapter also included the project overview which explain briefly about the soft error, synchronous and asynchronous design. Furthermore, the project outline provides information which is delivered via the separate chapters.

- Chapter 2 present the literature review on many aspects of the project such as soft error, Asynchronous design, and different types of Dual Rail data. It gathers all the information needed to accomplish the project. Different perspective and researches about the related title from various researchers or engineers are presented in this chapter to give the best understanding to the readers.
- Chapter 3 provides an explanation on the methodology used in this project through the research process. This is followed by detailed flow charts for the developed project. Then, the design for every pipeline in the asynchronous circuit was also design by using the Quartus ii Prime Lite Edition Software. Hence, the software used to implement the soft error into the Asynchronous circuit design was also been discussed in this chapter.
- Chapter 4 presents the design implementation and result analysis for each part. All the results obtained are shown and explained in detail and well manner. In addition, all the related data, plots and graphs are also inserted to justify the obtained results. The analysis section emphasizes on the analysing circuits, factors that caused the soft error in electronic circuits and the implementation of soft error in asynchronous circuit design. Moreover, all the problems faced in the project that resist from getting the expected results are also discussed in this chapter. The overall results and performance are indicated.
- Chapter 5 concluding the thesis while providing the recommendation for future work. It also concludes the overall objectives and targets that are achieved. The configuration of each design circuit to get the analysis of soft error in asynchronous design limitations are explained well in this chapter. Furthermore, some useful recommendations are given for future works.

# CHAPTER 2

## LITERATURE REVIEW

### 2.1 Introduction

In this literature review, parts of soft error such as radiation mechanisms in semiconductor and soft error mitigation techniques were discussed. Moreover, the types of SRAM cell also provided in the thesis. The 6T SRAM cell which include the write and read operation also have been discussed in this literature review.

### 2.2 Soft error

In RAM, there are errors which can cause a temporary condition to the data stored. The errors can change the data that stored in RAM. Two types of the error are either soft errors or hard errors.

In computer industry, the term “soft fail” which mean may be repairable is used to compare between the “permanent fail or hard”. The permanent hardware faults in the electronic circuit may not be able to recognize events and the single bit in the system will change spontaneously and the failure cannot be repeated[11] .

Soft fails or soft error that occurred in most semiconductor memory devices is commonly caused by source of electric noise such as a noise from lighting, power supply, electrostatic discharge (ESD) or thermal radiation from the galaxy such as atmospheric gases and radiation-emitting stars [11]. The frequent factor of soft error in semiconductor memory device is Alpha radiation. In devices of semiconductor memory that are packaged in ceramic, soft errors which can be triggered by way of alpha particles may be reliability situation for microelectronics [11].

Semiconductor memory devices of soft error can occur randomly. The soft errors are reversible and do not involve with any everlasting harm that can happen to the

device. Moreover, the soft error does not continue from the previous process of cycle and the bits that are affected are no more responsive to unsuccessfulness compare to another bit in the device. In semiconductor device, the primary source of alpha particle is the decay of Th232 and U-238 [12].

The decay can be found in certain small amount in the electronic packaging materials. Moreover, the devices are more prone to soft error when the chip on the devices are packed in high density, low scale of geometry devices and the lower power-supply voltage [12]. Currently, major risk to system reliability in deep technologies of sub-micron is known as soft error [13].

### **2.2.1 Radiation mechanisms in semiconductor**

There are three common principal radiation mechanisms that triggered the soft errors in semiconductor devices. The release of alpha particles from semiconductor packaging materials has effect the damage due to the development of electron hole pairs [12]. Uranium and Thorium are radioactive isotopes that contain the highest activity among naturally occurring materials [11]. When the energy state of the unstable nucleus isotope decays decreases, then during radioactive decay, the emission of alpha particles change to high atomic atom when in contact with another atoms because of high energy and different charges [11] [12].

Moreover, cosmic radiation released high energy ( $>1$  MeV) which can trigger the soft errors in semiconductor devices through the production of secondary ions by the silicon nuclei with the silicon nuclei [11]. Complex cascade of secondary particles can be produce by mixing the reaction of the Earth's atmosphere with galactic origin of the cosmic rays [11]. Hence, greater energy from the cosmic radiation has verified to be the main factors of soft errors in DRAM devices in the mid-1990s [14]. In electronic devices, the third soft error mechanism of ionizing particles is the secondary radiation from the interaction of cosmic ray between boron and neutrons [11].

The formation of radiation by low-energy cosmic neutron involved the interaction with isotope boron-10 ( $^{10}\text{B}$  is commonly used as p-type dopant for junction formation in