

# SOFT ERROR ANALYSIS ON DIGITAL CIRCUIT

Nur Fa'iqah Binti Sabtu

Bachelor of Engineering

Electrical and Electronics Engineering with Honours

2023

#### UNIVERSITI MALAYSIA SARAWAK

Grade	
ULAUE.	

Please tick (√) Final Year Project Report Masters PhD

### **DECLARATION OF ORIGINAL WORK**

This declaration is made on the  $6^{th}$  day of <u>JULY</u>,2023.

#### **Student's Declaration**:

I <u>NUR FA'IQAH BINTI SABTU (72521)</u>, <u>DEPARTMENT OF ELECTRICAL AND ELECTRONIC</u> <u>ENGINEERING, FACULTY OF ENGINEERING, UNIMAS</u> hereby declare that the work entitled <u>SOFT ERROR ANALYSIS ON DIGITAL CIRCUIT</u> is my original work. I have not copied from any other students' work or from any other sources except where due reference or acknowledgement is made explicitly in the text, nor has any part been written for me by another person.

6<sup>th</sup> JULY 2023 Date submitted

NUR FA'IQAH BINTI SABTU (72521)

#### Supervisor's Declaration:

I <u>PROF.DR. NORHUZAIMIN BIN JULAI</u> hereby certifies that the work entitled <u>SOFT ERROR</u> <u>ANALYSIS ON DIGITAL CIRCUIT</u> was prepared by the above named student, and was submitted to the "FACULTY" as a \* partial/full fulfillment for the conferment of BACHELOR <u>OF</u> <u>ENGINEERING (ELECTRICAL AND ELECTRONIC ENGINEERING) WITH HONOURS</u>, and the aforementioned work, to the best of my knowledge, is the said student's work.

Received for examination by:

Date: <u>6<sup>TH</sup> JULY 2023</u>

(PROF. DR. NORHUZAIMIN BIN JULAI)

I declare that Project/Thesis is classified as (Please tick ( $\sqrt{}$ )):

 CONFIDENTIAL
 (Contains confidential information under the Official Secret Act 1972)\*

 RESTRICTED
 (Contains restricted information as specified by the organisation where research was done)\*

**OPEN** ACCESS

### Validation of Project/Thesis

I therefore duly affirm with free consent and willingly declare that this said Project/Thesis shall be placed officially in the Centre for Academic Information Services with the abiding interest and rights as follows:

- This Project/Thesis is the sole legal property of Universiti Malaysia Sarawak (UNIMAS).
- The Centre for Academic Information Services has the lawful right to make copies for the purpose of academic and research only and not for other purpose.
- The Centre for Academic Information Services has the lawful right to digitalise the content for the Local Content Database.
- The Centre for Academic Information Services has the lawful right to make copies of the Project/Thesis for academic exchange between Higher Learning Institute.
- No dispute or any claim shall arise from the student itself neither third party on this Project/Thesis once it becomes the sole property of UNIMAS.
- This Project/Thesis or any material, data and information related to it shall not be distributed, published or disclosed to any party by the student except with UNIMAS permission.

Student signature

(6<sup>TH</sup> JULY 2023)

Supervisor signature.

(6<sup>TH</sup> JULY 2023)

Current Address: LRG 3-1, DESA INDAH 2, BANDAR BARU PERMYJAYA, 98000, MIRI SARAWAK.

Notes: \* If the Project/Thesis is **CONFIDENTIAL** or **RESTRICTED**, please attach together as annexure a letter from the organisation with the period and reasons of confidentiality and restriction.

[The instrument is duly prepared by The Centre for Academic Information Services]

## SOFT ERROR ANALYSIS ON DIGITAL CIRCUIT

## Soft Error Analysis On Digital Circuit

NUR FA'IQAH BINTI SABTU

A dissertation submitted in partial fulfilment of the requirement for the degree of Bachelor of Engineering Electrical and Electronics Engineering with Honours

Faculty of Engineering

Universiti Malaysia Sarawak

## ACKNOWLEDGEMENT

First and foremost, praises and thanks to Allah, the Almighty for his showers of blessings throughout my final year project progress.

I would like to express my deep and sincere gratitude to Associate Professor Dr. Norhuzaimin Bin Julai, my supervisor of final year project for giving me an opportunity to do research under his supervision. I also would like to thank for his guidance throughout this research. His encouragement, sincerity and motivation have really inspired me to complete this project. He has taught me the methodology to carry out the research clearly with his immense knowledge.

With a great pleasure, I would like also to extend my thanks to my parents, Mr. Sabtu Bin Matali and Mrs. Masnah Binti Jais, and my family members for their love, prayers, caring and support they have given to me during my study and complete my final year project.

I am also grateful to Dr. Dayang Nur Salmi Dharmiza binti Awang Salleh and Ir Dr Abadi bin Chanik, my final year project coordinators, for their guidance since the beginning of the project. Their encouragement and the seminars they provided throughout the semester have greatly contributed to the successful completion of my final year project.

I also would like to thanks to staffs in the Faculty of Engineering, University of Malaysia Sarawak (UNIMAS) for their help and support in the administrative matters.

Last but not least, I would sincerely like to thank to my beloved friends and those who are always give me a motivation to complete this project. Thank you for all your encouragements. May Allah grant success and honour to all the individuals mentioned above in their endeavours.

## ABSTRACT

Soft errors, also known as Single Event Upsets (SEUs), occur due to the impact of energetic particles originating from sources such as cosmic rays, radioactive decay, or particle strikes. These incidents result in radiation strikes that can disrupt the charge in a memory cell, flip-flop, or register, leading to a flip or reversal of the data state. This study focuses on analysing the occurrence of soft errors in digital circuits. To investigate this phenomenon, an 8-bit Kogge-Stone adder circuit was constructed using VHDL code in Quartus II as part of this project. Additionally, a memory latch configuration known as C-element was designed to assess the impact of soft errors on the memory component within the adder system. Moreover, the goal was to find effective mitigation techniques that address soft errors without affecting the overall reliability of the circuit. For this particular project, one method that was implemented involved error detection and correction. Throughout the project, the system was able to successfully identify and mitigate the soft errors, ensuring the integrity of the data and the proper functioning of the adder system.

### ABSTRAK

Kesalahan lembut, juga dikenali sebagai Gangguan Peristiwa Tunggal (SEU), berlaku disebabkan oleh tindakan partikel bertenaga yang berasal daripada sumber seperti sinar kosmik, peluruhan radioaktif, atau pemukulan partikel. Kejadian ini menyebabkan pemukulan sinaran yang boleh mengganggu cas dalam sel ingatan, flip-flop, atau pendaftaran, menyebabkan keadaan data terbali. Kajian ini memberi tumpuan kepada menganalisis kejadian kesalahan lembut dalam litar digital. Untuk menyiasat fenomena ini, litar tambah 8-bit jenis Kogge-Stone telah dibina menggunakan kod VHDL dalam Quartus II sebagai sebahagian daripada projek ini. Selain itu, satu konfigurasi pengunci ingatan yang dikenali sebagai elemen C telah direka untuk menilai kesan kesalahan lembut ke atas komponen ingatan dalam sistem tambah ini. Selanjutnya, matlamat adalah untuk mencari teknik mitigasi yang berkesan untuk menangani kesalahan lembut tanpa menjejaskan kebolehpercayaan keseluruhan litar. Untuk projek ini, satu kaedah yang dilaksanakan melibatkan pengesanan dan pembetulan ralat. Sepanjang projek, sistem berjaya mengenal pasti dan mengurangkan kesalahan lembut, memastikan integriti data dan fungsi yang betul bagi sistem tambah ini.

## **TABLE OF CONTENTS**

ACKNOW	LEDGI	EMENT	i
ABSTRAC	Гii		
ABSTRAK	iii		
TABLE OF	CONT	TENTS	iv
LIST OF T	ABLES	5	viii
LIST OF F	IGURE	2S	ix
LIST OF A	BBREV	VIATIONS	xii
Chapter 1	1		
	1.1	Introduction	1
	1.2	Background	1
	1.3	Problem Statement	2
	1.4	Objectives	3
	1.5	Scope of project	4
	1.6	Structure of report	4
	1.7	Summary of the chapter	5
Chapter 2	6		
	2.1	Introduction	6
	2.2	Soft error	6
		2.2.1 Radiation Sources Lead Soft Error	7
		2.2.2 Soft error rate on technology scaling	11
		2.2.3 Mitigation approaches toward soft error	17
		2.2.4 Fault Injection Technique	21
	2.3	SRAM	25
		2.3.1 6T SRAM Cell	26
	2.4	Asynchronous design	28

		2.4.1 Advantageous of asynchronous design	28
		2.4.2 Classification of asynchronous	29
		2.4.3 Asynchronous Circuit Implementation	30
		2.4.4 C-element	31
		2.4.5 Dual rail encoding	32
		2.4.6 Handshake protocol	34
	2.5	Combinational Circuit	36
		2.5.1 Half Adder	38
		2.5.2 Full Adder	39
		2.5.3 Multiplexer	41
		2.5.4 Demultiplexer	42
		2.5.5 Parallel Prefix Adder	43
	2.6	Summarization of Research	45
	2.7	Summary	47
Chapter 3	48		
	3.1	Overview	48
	3.2	Proposed Project Methodology	48
	3.3	Gantt Chart for Final Year Project 1 and 2	49
	3.4	Proposed implementation of Soft Error	
	3.5	Proposed Structure of Circuit Design	53
	3.6	Software for the project	54
	3.7	General Design Process for Digital Circuit	55
	3.8	Simulation Process of Soft Error Analysis	57
		3.8.1 Adder System	57
		3.8.2 C-element	61
		3.8.3 Parallel to Serial Pipeline	63

		3.8.4	Serial to Parallel Pipeline	67
		3.8.5	Adder system with C-element and XOR gate (Soft injection)	error 70
	3.9	Simul	ation Process of Soft Error Mitigation	72
		3.9.1	Error Detection Process	72
		3.9.2	Error Correction	74
		3.9.3	Circuit of Error Detection and Correction in Adder sys	stem 76
	3.10	Flowc	hart of adder system with error detection and correction	79
	3.11	Summ	hary	79
Chapter 4	80			
	4.1	Overv	iew	80
	4.2	Result	s for designed circuit of soft error	80
		4.2.1	Waveform of C-element	80
		4.2.2	Waveform 8-bit Adder system with C-element and X gate (Soft error injection)	KOR 81
		4.2.3	Waveform 16-bit Adder system with C-element and X gate (Soft error injection)	KOR 81
		4.2.4	Waveform 32-bit Adder system with C-element and X gate (Soft error injection)	KOR 82
	4.3	Result	of Soft Error Detection and Correction	83
	4.4	Discu	ssion	84
	4.5	Summ	nary	86
CHAPTER	5 87			
	5.1	Overv	iew	87
	5.2	Concl	usion	87
	5.2	р	1	07

5.3 Recommendation 87

## REFERENCES

## LIST OF TABLES

Table	Page
<b>Table 2. 1:</b> Reaction Products and Threshold Energies For $n + {}^{28}Si$ Reactions [4]	10
Table 2. 2: Truth table of dual rail [31]	33
Table 2. 3: Half Adder truth table [33]	39
Table 2. 4: Truth table Full Adder [33]	40
Table 2. 5: 1-2 DEMUX Truth Table	43
Table 2. 6: Summarization of Literature Review	45
Table 3. 1: Gantt Chart of Final Year Project 1	49
Table 3. 2: Gantt Chart of Final Year Project 2	50
Table 3. 3: Truth Table of XOR gate	51
Table 3. 4: Soft Error concern on XOR truth table	52
Table 3. 5: Truth Table C-element	53
Table 3. 6: XOR gate truth table for error detection	72
Table 3. 7: 2-1 Multiplexer truth table	74

## **LIST OF FIGURES**

# Figure

Figure 2. 1: Charge loss per distance in LET units [4]	8
Figure 2. 2: Th-232 foil that is thick and has an alpha energy spectrum. Note the	
broadening caused by energy loss and the typical decay energies [11]	9
Figure 2. 3: Differences in cosmic ray neutron flux as a measure of neutron energy	at
sea level [4]	13
Figure 2. 4: Percentage of SBU and MCU across 130nm to 65nm [14]	14
Figure 2. 5: Single rail with standard pull up and pull down[8]	15
Figure 2. 6: Bitmap of detected SEUs produced by proton irradiation. Circles denot	e
the presence of MBUs. b) Bitmap of detected SEUs produced by neutron	
irradiation	16
Figure 2. 7: Full Adder of CMOS on the left with its highlighted inverters replaced	by
an ST on right [16]	17
Figure 2. 8: The decoupling cells that raise the critical charge in the NAND2 gate	
output [16]	18
Figure 2. 9: 8T SRAM Cell	19
Figure 2. 10: 14T SRAM Cell [18]	20
Figure 2. 11: Striking particle example (a) node XB (b) node Q [18]	20
Figure 2. 12: Simulation on (a) striking particles on node Q (b) striking particle on	
node XB, X or node pairs X-XB [18]	21
Figure 2. 13: Hardware platform and architecture [19]	22
Figure 2. 14: PC Register with scan chain and fault injector [19]	22
Figure 2. 15: Fault Injection Flow [20]	23
Figure 2. 16: 6T cell SRAM schematic [23]	26
Figure 2. 17: 6T SRAM basic memory cell [24]	26
Figure 2. 18: Implementation of asynchronous buffer	30
Figure 2. 19: Implementation of Asynchronous Design	30
Figure 2. 20: Muller C-element a) Typical design b) General c) Asymmetric [30]	32
Figure 2. 21: a) Two phase handshaking protocol b) Timing Diagram	34
Figure 2. 22: Muller C-element a) Schematic b) Truth table	35

Figure 2. 23: Implementation of Muller C-element a) Logic b) Majority function	36
Figure 2. 24: Combinational circuit block [33]	37
Figure 2. 25: Logical Masking	37
Figure 2. 26: Electrical Masking	38
Figure 2. 27: Latching Window Masking	38
Figure 2. 28: Logic of half adder [33]	39
Figure 2. 29: Logic of Full Adder	40
Figure 2. 30: Multiplexer block'	41
Figure 2. 31: 2-1 MUX a) block b) Truth Table c) Logic [33]	42
Figure 2. 32: 1-2 DEMUX block	43
Figure 2. 33: Brent-Kung adder Structure	44
Figure 2. 34: Kogge-Stone adder Structure	45
Figure 3. 1: Flow of the project methodology	48
Figure 3. 2: Logic gate of XOR	50
Figure 3. 3: Original Data =1, Soft Error=1, Output= 1	52
Figure 3. 4: Original Data =1, Soft Error=1, Output= 0	52
Figure 3. 5: Memory circuit configuration	54
Figure 3. 6: Interface of Quartus II 13 Altera	54
Figure 3. 7: Interface of Project Navigator	55
Figure 3. 8: Design selection	55
Figure 3. 9: Symbol tools	56
Figure 3. 10: Logic gate circuit design	56
Figure 3. 11: Waveform selection	56
Figure 3. 12: Simulation waveform	57
Figure 3. 13: Output waveform display	57
Figure 3. 14: 8-bit Kogge-stone Adder system (a) Block diagram (b) Register-trans	sfer
Level	58
Figure 3. 15: 16-bit Kogge-stone Adder system (a) Block Diagram (b) Register-Le	vel
Transfer	59
Figure 3. 16: 32-bit Kogge-stone Adder system (a) Block Diagram (b) Register-	
Transfer Level	60
Figure 3. 17: Configuration of C-element	61
Figure 3. 18: Block diagram for C-element	61

Figure 3. 19: Block diagram for 8 inputs C-element
Figure 3. 20: Block diagram for 16 inputs C-element
Figure 3. 21: Block diagram for 32 inputs C-element
<b>Figure 3. 22:</b> 8-inputs Parallel to Serial Pipeline (a) Block Diagram (b) Register-
Transfer Level
Figure 3. 23: 16-inputs of parallel to serial (a) Block Diagram (b) Register-Transfer
Level
Figure 3. 24: 32-inputs Parallel to Serial Pipeline (a) Block Diagram (b) Register-
Transfer Level
Figure 3. 25: 8-inputs of serial to parallel (a) Block Diagram (b) Register-Transfer
Level
Figure 3. 26: 16-inputs of serial to parallel (a) Block Diagram (b) Register-Transfer
Level
Figure 3. 27: 32-inputs of serial to parallel (a) Block Diagram (b) Register-Transfer
Level
Figure 3. 28: 2 inputs of 8-bit Adder system with C-element and soft error injection 70
<b>Figure 3. 29:</b> 2 inputs of 16-bit Adder system with C-element and soft error injection 71
<b>Figure 3. 30:</b> 2 inputs of 32-bit Adder system with C-element and soft error injection 71
Figure 3. 31: Error detection circuit configuration using XOR gates
Figure 3. 32: Block diagram of error detection
Figure 3. 33: 2-1 Multiplexer logic circuit
Figure 3. 34: Error correction configuration circuit using 2-1 Mux
Figure 3. 35: Block diagram of error correction
Figure 3. 36: Error Correction and Detection in Adder System
Figure 3. 37: Flowchart of Overall System
Figure 4. 1:Waveform of C-element
Figure 4. 2: Waveform of 8-bit Adder with C-element and injection of soft error 81
Figure 4. 3: Waveform of 16-bit Adder with C-element and injection of soft error 82
Figure 4. 4: Waveform of 32-bit Adder with C-element and injection of soft error 82
Figure 4. 5: Waveform of soft error detection and correction

# LIST OF ABBREVIATIONS

BPSG	Borophosphosilicate Glass
CD	Completion Detector
CMOS	Complementary Metal-Oxide Semiconductor
CPU	Central Processing Unit
DRAM	Dynamic Random-Access Memory
FIB	Fault Injection Board
FIT	Failure in Time
FPGAS	Field-Programmable Gate Arrays
IC	Integrating Circuit
LET	Linear Energy Transfer
MBU	Multi Bit Upset
MCU	Multi-cell Upsets
РКА	Primary Knock Atom
RAM	Random Access Memory
RHBD	Radiation Hardening by Design
SBU	Single Bit Upset
SEFI	Single Event Interrupt
SER	Soft Error Rate
SEU	Single Event Upsets
SFI	Statistical Fault Injection
SIL	Single-inverter Latch
SOI	Silicon on Insulator
SoPC	System on Programmable

SRAM	Static Random-Access Memory
VTC	Voltage Transfer Curve

# **CHAPTER 1**

# INTRODUCTION

### 1.1 Introduction

In this chapter, overview of this project will be explained briefly. Therefore, the problem statement and the objectives are stated to provide some description regarding the project that will be conducted which is Soft Error Analysis on Digital Circuit.

### 1.2 Background

One of the major dependability problems with modern electronics is soft errors. Soft errors, also referred to as transient defects and unpredictable hardware issues. Soft error arises when there is a radiation strike that affect a charge disruption large enough to flip or reverse the data state of a memory cell, flip-flop and register. These inaccuracies were induced by alpha particles, which were present in the materials of the packaging in minuscule levels (a few parts per million) and were emitted during the radioactive uranium and thorium decay. The term "soft errors" was originally used to describe electronic device disruptions brought on by radiation at sea level [1]. To add, data that is transferring or has been stored may change when exposed to an eternal event such as an energy particle striking the chip [2]. Then, rather than the more typical single bit upset (SBU), more than one bit may be affected if the radiation induced has a greater energy, leading to a multibit upset (MBU).

Soft error known as Single Event Upsets (SEUs). SEUs is caused by energetic particles from cosmic rays, radioactive decay or particle strike. Striking of a particle becomes considerably more likely to result in an error as the elements size gets smaller since the amount of charge per device gets smaller because they are far more common and have lower energies where low energy particles can produce enough charge to result in a soft error [3]. The error rate brought on by SEUs, which varies on both the circuit characteristics and particle flow, is known as the soft error rate (SER) for a device. The

amount of stored charge, the exposed cross-sectional area and also the charge collecting efficiency are device of circuit factors that influence the rate of error [3].

The flipping of a bit in the crucial system control register, like as one discovered in field-programmable gate arrays (FPGAs) or the control circuitry for dynamic randomaccess memory (DRAM), affect the product to malfunction. This is another situation of soft error which is known as a single event interrupt (SEFI), is different from typical memory soft errors in that each SEFI results in a direct malfunction, whereas typical soft error in memory either impact or not impact on the functionality of the final product, it still depending on the algorithm, sensitivity of data and other consideration [4].

Circuit dependability is becoming a serious problem in the deep sub-micrometer CMOS (Complementary metal-oxide semiconductor) technology nodes. The reliability degradation of digital circuits will cause some factors such as crosstalk, voltage drop, radiation-induced transient malfunctions [5]. But due to Moore's Law, technology scaling is advancing today to improve transistor performance, such as the frequency is increasing, transistor integration capacity is increasing to realise complex architecture and the amount of energy required for each logic operation is decreasing to keep power dissipation within the acceptable range. In addition, transistors are getting smaller and faster as fabrication technology improves, but the consequences will make the digital designs are more vulnerable to malfunction. Moreover, devices using the most recent CMOS technology, such as submicron and nano CMOS devices perform well in terms of high capacity, quick speed, and low power consumption will tends to be more susceptive to soft error as the feature sizes get smaller. In contrast, the soft errors are likely contributed to overall device failure due to an energetic particle generation as the size of technology reduced.

### **1.3 Problem Statement**

Modern commercial electronic systems and components now face a significant risk from radiation-induced soft errors, which have the potential to surpass all other dependability mechanisms combined in terms of failure rates. Addressing this issue is crucial for designing computer systems, as the growing number of transistors can lead to higher defect rates per chip if appropriate measures are not taken. Microprocessor architects need to understand the impact of soft errors on their designs and choose effective approaches to minimize this impact while maintaining reliability. The scientific community can play a key role by developing better conceptual benchmarks, analysis techniques, and software tools to enhance our understanding and quantitative analysis of how soft errors affect system behaviour. Expanding and characterizing the range of soft error prevention, detection, and recovery methods is also essential to meet diverse reliability targets within practical constraints.

In today's context, soft errors have become a significant concern, particularly for state holders, and multiple bit upsets (MBUs) have gained importance in addition to single bit errors. Research based on [4] indicates that high-intensity radiation incidents can lead to MBUs rather than the more common single bit upsets. MBUs have an impact on memory architectures in error-correcting systems, even though they typically constitute a small percentage of the overall observed rate of single event upsets (SEUs).

It is possible to mitigate these particle-induced soft errors through appropriate detection and correction systems without compromising the overall dependability of an electronic system. Therefore, understanding the processes behind soft errors, determining their rates, and developing efficient mitigation strategies are critical. This project aims to analyse the impact of soft errors in digital circuits by simulating waveform data, providing valuable insights into this phenomenon.

### 1.4 Objectives

Below are the objectives for this project:

- To design a digital circuit with injection of soft error by using Quartus II Altera Software.
- ii. To analyse the waveform of the system in order to determine the effect of the soft error toward the adder system.
- iii. To mitigate the soft error by applying error detection and correction method.

### 1.5 Scope of project

By considering both problem statement and objectives of this project, the scope of the research is to understand the concept of the soft error in digital circuit by implementing logic gates in circuit design and analyse the existence of soft error in the system of digital.

## 1.6 Structure of report

For final year project, the report features a proposed work and any relation of research toward the soft error analysis on digital system. This report consists of five chapters which are introduction, literature review, methodology, result, discussion and conclusion. The report outlines for each chapter shown below.

- **Chapter 1** represent introduction part. In this part, the overview of this project of "Soft error Analysis on Digital Circuit" was explained. The problem statement also stated in order to state the problem associated the soft error trend nowadays. Also, the objectives have been listed to achieve the project outcome by the end of the project. Furthermore, outlines of this report were provided too to deliver the content of each chapter briefly.
- **Chapter 2** of this report is literature review. This chapter present the research on many aspects of project that related to soft error and digital design too. Therefore, this part concludes the different perspective among researchers about the related title to provide better understanding to the readers.
- **Chapter 3** is the methodology. This section will provide the proposed method that will be used in this project through the research process. Flow chart of project's development also included in this part. Quartus II Altera software will be used for this project to create and design the digital circuit. The processes to construct some components and circuit with the mitigation of soft error on the system also presented under this chapter.

- **Chapter 4** present the waveform of the circuit and the analysis for each result. The analysis of the part emphasizes on the analysing circuits.
- Chapter 5 is the part where the project will be concluded.

## 1.7 Summary of the chapter

This chapter which is chapter 1 has presented the overview and background of the project, problem statement, project objectives and the structure of report. According to research conducted by many researchers, they had proposed some concepts of framework to analyse better on the behaviour of soft error in order to implement some methods to mitigate soft error or SEU due to striking particle and to analyse the vulnerability of soft error rate in circuit design to increase the robustness of the system.

# **CHAPTER 2**

# LITERATURE REVIEW

#### 2.1 Introduction

This section focuses on the topic of soft errors and their impact on digital circuits and systems, aiming to enhance the understanding of this project. Furthermore, relevant research on soft errors is presented in this chapter to provide insights and inspiration for conducting the project. Additionally, key concepts related to digital systems will be discussed to delve deeper into the analysis of soft errors in digital designs.

### 2.2 Soft error

Soft errors, also known as transient errors, are sometimes brought on by radiation like solar flares or cosmic rays in electrical devices. These errors can stop electronic systems from operating normally, which may destroy data or result in system failure. For sensitive systems, including those used in the aviation, healthcare, and financial services industries, soft errors can be challenging to identify and diagnose and have detrimental effects. These errors are sporadic and have nothing to do with enduring hardware issues [1]. As a result, energetic ions impacting the integrated circuit's sensitive volume cause charge production and accumulation, which is where the soft errors emerge [6].

Smaller cell geometries have increased the issue of neutron-induced soft error [7]. The author [8] also stated that soft error is a serious issue for stateholders because it can temporarily cause a circuit to malfunction, as they demonstrated in their experiment on the susceptibility of two types of C-elements to soft error. Engineers in the electrical, aeronautical, nuclear, and radiation fields have been studying soft errors for more than fifty years [1]. As a result, during the 1970s and early 1980s, researchers concentrated more on the physics behind these phenomena and gave radiation effects more consideration.

When space-borne electronics failed in 1975, the initial reports of faults attributed to cosmic rays were made at a time when there was little magnetic activity, making it improbable that the failures were caused by spacecraft charging. Through the author's study, a similar issue was discovered in dynamic memories at the subatomic level [9]. For instance, bits' values had fluctuated at random after the memory had been written. Even though the memory was undamaged, the identical data had to be stored twice before it could later emerge in a new place. It has been established that this phenomenon's non-permanent, irregular nature is why it was given the name soft error. Solutions with the capacity for error detection and repair are currently available on the market as a defence against soft error.

The design of the system, the materials utilised in its construction, and the operating environment are only a few of the variables that might significantly raise the vulnerability of electronic systems to soft errors. For instance, the increased flux of particles may make soft errors more likely in systems that operate at high altitudes or in regions with high cosmic radiation levels. Different methods and strategies, such as shielding, redundant design, and error-correcting codes, have been created to reduce the consequences of soft errors. These methods may be successful in lowering the frequency and impact of soft errors, but they may also make the system more complex and expensive. Overall, soft error continues to be a substantial problem in the design and operation of electronic systems, especially in mission-critical applications like aviation, defence, and space systems. Ongoing studies in this field are aimed at enhancing the robustness and dependability of electronic systems against soft errors.

### 2.2.1 Radiation Sources Lead Soft Error

Radiation sources are process that can lead to soft errors in electronic devices. Also, radiation can come from variety of sources, including the cosmic rays, solar radiation and radioactive decay. Generally, it occurs when ionizing radiation interacts with the atoms in material. Undoubtedly, these charged particles can cause soft error and lead to malfunction on the system itself. Therefore, for instance, it can cause the spacecraft to lose control or medical device deliver incorrect doses of medication. Clearly, those mechanisms of radiation need more further study to design the electronic devices that are resistant to them.