Delay Aware Topology Generation for Network on Chip

Asrani, Lit and Fariza, Mahyan and Termimi Hidayat, Mahyan (2015) Delay Aware Topology Generation for Network on Chip. LAP LAMBERT Academic Publishing. ISBN 978-3-659-69302-1

PDF (Please get the password by email to repository@unimas.my, or call ext: 3914/ 3942/ 3933) Delay Aware Topology.pdf Restricted to Registered users only Download (880kB) | Request a copy

Abstract

Network-on-Chip (NoC) is a scalable bandwidth requirement that using on-chip packet-switched micro-network of interconnects. NoC are based on System-on-Chips(SoCs) that traditionally large-scale multi-processors and distributed computing networks. The NoC performances analysis were evaluated in terms of throughput, queue size, loss and wait time. Meanwhile, Video Object Plane Decoder (VOPD) with 16 cores were used to measured the delay aware topology of NoC. Analysis performances of VOPD is based on the value of hops involved, since VOPD is divided into bisection and quadsection form. Overall, the report proved that the decreased number of hops of VOPD will give a low rate of delay in NoC performances.

Actions (For repository members only: login required)

View Item