

High-Speed Low Power CMOS Comparator Using Forward Body Bias Technique in 0.13 μm Technology

Sohiful Anuar Zainol Murad¹, Azizi Harun¹, Muhammad Mahyiddin Ramli¹,
Mohd Nazrin Md Isa¹ and Rohana Sapawi²

¹*School of Microelectronic Engineering, Universiti Malaysia Perlis, Arau, Perlis, Malaysia*

²*Department of Electrical and Electronic Engineering, Faculty of Engineering, Universiti Malaysia Sarawak, Sarawak, Malaysia*
sohiful@unimap.edu.my

Abstract—This paper presents the design of high speed and low power CMOS comparator using a forward body bias technique in 0.13- μm technology. Three types of CMOS comparators' topologies have been designed in order to compare the performances of speed and power with the conventional comparator. Based on the analysis, the double-tail dynamic comparator is chosen since it shows better performance for high speed and low power. Therefore, a modified high-speed, low power double-tail dynamic comparator is proposed by using a forward body bias technique in order to reduce the supply voltage. The proposed dynamic comparator is implemented in Silterra 0.13- μm CMOS technology with the supply voltage of 1.2 V and sampling frequency of 500 MHz using Cadence EDA tool. The simulation results show that the total power of 152.67 μW with the delay of 72.5 ps is obtained. It can be seen that the proposed dynamic comparator has significantly reduced both the power and delay time compared to the previous design.

Index Terms—CMOS; Analog Design; Comparator; High Speed; Low Power.

I. INTRODUCTION

In the modern digital world, the analogue-to-digital converters (ADCs) play a major role in every hardware device [1]. The speed and power consumption are the two main factors for today portable applications [2-4]. For the past several years, the CMOS technology scaling is the most important procedure for the improvement of circuit performances such as speed, delay and power. Besides, one of the ways to minimise power consumption is by supply voltage reduction technique as power relation to the square of supplying voltage. However, one cannot simply reduce the supply voltage as it will cause the delay problem becoming critical.

Comparators are the most important circuit to control the performance and the accuracy of ADCs. There are various types of comparator architecture have been proposed for high speed [5-10]. The most popular architecture is CMOS dynamic comparators [10]. The dynamic comparators are often called as a clocked comparator due to the clock sensitive, and output is responding only to the trigger of the clock. In [11], a regenerative stage and interface stage of the dynamic comparator is proposed. The interface stage includes all the transistors without cross-coupled inverters with two cross-coupled inverters of the regenerative stage. These two cross-coupled inverters are invented to supply the latching in

order to force a fast decision making from the input terminal. The major drawback of the dynamic latch comparator is the unwanted power consumption caused by the circuit when the clock is low since both the outputs are pre-charged to VDD. A low power and high-speed dynamic latch comparator in 0.18 μm CMOS process by using charge sharing technique are proposed in [12]. The latch circuit with high input impedance is employed in dynamic charge sharing topology. Besides, the static power dissipation is avoided by using a rail to rail output swing. Furthermore, this topology has the advantage of high immune to the parasitic capacitances of the input transistors to the output nodes [13]. However, the main problem of this circuit topology is large power consumption during reset mode in the resistive dividing circuit which causes undesired power dissipation due to charge sharing and charge leakage from the circuit. Further, in [14], the conventional double-tail comparator is proposed. The main advantage of this comparator is that it can work at low voltages compared to the conventional dynamic comparator due to the less stacking of this topology. The operation of the double tail comparator is divided into two phases which are reset and comparison (decision making) phases. However, the delay is still higher even though the speed is high.

In this paper, a comprehensive study about the speed and power of the double-tail comparator has been presented. Two types of the double-tail comparator of high speed and low power high speed based on the architecture in [14] are proposed and simulated using 0.13- μm CMOS technology. Furthermore, high-speed low power double-tail comparator using a forward body bias technique is proposed to improve delay and speed with low power. This paper is organised as follows: in Section 2, the design implementation of three architectures of the double-tail comparator is discussed. Section 3 presents the design specifications of input and the transistors' dimension. The simulation results achieved from the proposed comparators are presented in Section 4. Finally, Section 5 concludes the overall achievement.

II. DESIGN IMPLEMENTATION

Three types of CMOS comparators' topologies have been designed in order to compare the performances of speed and power with the conventional comparator. The first comparator is a high-speed double-tail comparator. The schematic of the high-speed dynamic double-tail comparator