High speed adder

Dagrious, Jihob. (2009) High speed adder. [Project Report] (Unpublished)

[img]
Preview
PDF
High Speed Adder (24 pgs).pdf

Download (621kB) | Preview
[img] PDF
High Speed Adder (OCR).pdf
Restricted to Registered users only

Download (1MB)

Abstract

There are various gro up of adder design under high speed adder family design. Each group has its own advantages and disadvantages. For this project, three important criteria of high speed adder will be compare d and analyze d : bit size, design’s area, and propagation delay. The aim of this project is to design one group member of high speed adder’s family using related software. Thus, the capability for the methodology by designing the Brent Kung Adder(s) is presented in this project by which to proven . The sensitivity of the del ay elements to different process and environmental variations is studied from the simulation results. Therefore, the experimental result represent that the high speed adder elements gave a reasonable amount of delay without large power costs. So, from the comparison results presented in this project will prove useful for selecting the best delay element to apply which is the essential part for self - timed operation in high speed adder .

Item Type: Project Report
Additional Information: Project Report (B.Sc.) -- Universiti Malaysia Sarawak, 2009.
Uncontrolled Keywords: Computer arithmetic, Integrated circuits, design and construction, undergraduate, 2009, UNIMAS, university, universiti, Borneo, Malaysia, Sarawak, Kuching, Samarahan, IPTA, education, research, Universiti Malaysia Sarawak
Subjects: T Technology > T Technology (General)
T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Academic Faculties, Institutes and Centres > Faculty of Engineering
Depositing User: Karen Kornalius
Date Deposited: 08 May 2015 01:25
Last Modified: 14 May 2015 08:12
URI: http://ir.unimas.my/id/eprint/6527

Actions (For repository members only: login required)

View Item View Item